## (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

(11)特許出顧公開番号

# 特開平8-236692

(43)公開日 平成8年(1996)9月13日

| (51) Int.Cl. <sup>8</sup> | 識別記号 | 庁内整理番号 | FΙ         | 技術表示箇所 |
|---------------------------|------|--------|------------|--------|
| H01L 25/04                |      |        | H01L 25/04 | z      |
| 25/18                     |      |        | H05K 3/28  | G      |
| H05K 3/28                 |      |        |            |        |

#### 審査請求 有 請求項の数6 OL (全 8 頁)


| (21)出願番号 | <b>特顧平7-40175</b> | (71) 出顧人 000004237<br>日本電気株式会社              |
|----------|-------------------|---|
| (22)出顧日  | 平成7年(1995)2月28日   | 東京都港区芝五丁目7番1号                               |
|          |                   | (72)発明者 江川 秀範<br>東京都港区芝五丁目7番1号 日本電気<br>式会社内 |
|          |                   | (74)代理人 弁理士 京本 直樹 (外2名)                     |
|          |                   |   |
|          |                   |   |


## (54) 【発明の名称】 混成集積回路装置およびその製造方法

# (57)【要約】

【目的】対ノイズ性に優れた混成集積回路装置を提供す ろ

【構成】配線基板に凹部11を設け、この凹部に半導体チップ16もしくは受動チップ部品17a~17fまたはその両方を搭載して樹脂封止した構造を有し、凹部底面に対して半導体チップ16はフェイスダウンで搭載し、受動チップ部品17a~17fは直立させて搭載することによって半導体チップ16の裏面および受動チップ部品の一方側電極を凹部上方の向きにそろえ、半導ケップの裏面および受動チップ部品17a~17fの一方側電極が露出する高さまで非導電性封止樹脂18を充填し、その上に導電性封止樹脂19を充填して露出した裏面および一方側電極を覆うことによって、搭載部品の裏面もしくは一方側電極を導電性封止樹脂層19に直接接触させて電気的接続をする。この導電性封止樹脂19を電源電位または接地電位に接続してシールド構造を形成する。





#### 【特許請求の範囲】

【請求項1】 複数の内部導体層を有する多層の配線基 板の一方面に所定の大きさおよび深さで凹部が開口さ れ、この凹部の底面および他方面の前記内部導体層に形 成された配線パターンに半導体チップまたは受動チップ 部品のいずれかが少なくとも1つ接続されて搭載され、 前記半導体チップ搭載時はその各電極が前記底面の配線 パターンにワイヤボンディング接続され、前記受動チッ プ部品搭載時はその各電極が前記底面の配線バターンに 導電性接着剤を用いて接続され、これら配線パターンは 10 スルーホールを介して前記他方面の配線パターンにそれ ぞれ接続され、かつこれら配線パターンが前記凹部の周 縁部側面に配設された端面電極にそれぞれ接続されると ともに、前記凹部内が樹脂封止されてなる混成集積回路 装置において;前記樹脂封止は、前記底面側に充填され る非導電性封止樹脂とこの非導電性封止樹脂上に充填さ れる導電性封止樹脂とを含む多層構造からなり、前記導 電性封止樹脂は、低位側電源電位または高位側電源電位 のいずれかの電位が供給されかつ前記半導体チップの裏 面側および前記受動チップ部品の他方電極側の少くとも 一方側に直接接触させた構造を有することを特徴とする 混成集積回路装置。

【請求項2】 前記半導体チップおよび前記受動チップ 部品をそれぞれ少なくとも1つずつ搭載した請求項1記 載の混成集積回路装置。

【請求項3】 前記凹部に少なくとも1つの半導体チップが搭載され、これら半導体チップはそれぞれフェイスダウンで各電極が前記底面の対応する配線パターンにパンプ接続され、前記非導電性封止樹脂は前記半導体チップの裏面が露出する高さまで充填され、これら露出した 30 裏面を含む前記非導電性封止樹脂層上に前記導電性封止樹脂が積層されて封止される請求項1または2記載の混成集積回路装置。

【請求項4】 前記凹部に少なくとも1つの前記受動チップ部品が搭載され、これら受動チップ部品の少なくとも一部は、前記一方電極側のみ前記底面の配線パターンに接続されるように直立して搭載され、前記非導電性封止樹脂は前記受動チップ部品の前記他方電極側がそれぞれ露出する高さまで充填され、これら露出した前記他方電極側を含む前記非導電性封止樹脂層上に前記導電性封 40止樹脂が積層されて封止される請求項1または2記載の混成集積回路装置。

【請求項5】 前記開口により残された基板周縁部内にある前記内部導体層の全面に形成されたベタパターンが前記基板側面および底面周縁部を囲んで配設され導電体層と一体となり、かつ前記凹部内側壁面で前記導電性封止樹脂端面と電気的に接続させて形成したシールド層を有する請求項1、3または4記載の混成集積回路装置。

【請求項6】 複数の内部導体層を有する多層の配線基板の一方面に所定の大きさおよび深さで凹部を開口し、

この凹部の底面および他方面の前記内部導体層に形成さ れた配線バターンに半導体チップおよび受動チップ部品 を少なくとも1つずつ接続して搭載し、前記半導体チッ プはその各電極を前記底面の配線パターンにワイヤボン ディング接続し、前記受動チップ部品はその各電極を前 記底面の配線パターンに導電性接着剤を用いて接着し、 これら配線パターンをスルーホールを介して前記他方面 の配線パターンにそれぞれ接続するとともに、前記凹部 を樹脂封止する混成集積回路装置の製造方法において; 前記配線基板の前記凹部に少なくとも1つの前記半導体 チップをフェイスダウンで前記底面の配線バターンにバ ンプ接続する第1の工程と、前記工程終了後の前記配線 基板に少なくとも1つの前記受動チップ部品を直立させ た状態で一方側の電極のみを導電性接着剤により前記底 面の配線パターンに接着およびキュアし硬化させる第2 の工程と、前記バンプ接続された前記半導体チップの裏 面および前記接着された前記受動チップ部品の他方側の 電極がそれぞれ露出する高さまで前記凹部に非導電性封 止樹脂を充填してキュアし硬化させる第3の工程と、前 記硬化後の前記非導電性封止樹脂の上部に露出する前記

#### 【発明の詳細な説明】

からなる混成集積回路装置の製造方法。

[0001]

【産業上の利用分野】本発明は混成集積回路装置に係わり、特に薄型でリードレスタイプの表面実装用混成集積 回路装置のノイズ対策を施した混成集積回路装置に関する。

裏面および前記電極のそれぞれを全て覆う高さまで導電 性封止樹脂を充填してキュアし硬化させる第4の工程と

[0002]

【従来の技術】近年、半導体素子の微細化が進み、半導体装置に収容される回路規模もさらに増大し、民生用機器、工業用機器、その他いろいろな産業分野からのニーズに応えるために多機能化とともに各種の実装形態の半導体装置が開発されてきた。

【0003】 これら実装形態の一つに混成集積回路装置がある。この装置は、配線基板上に形成された配線パターンで相互接続されるマイコン、メモリ、ゲートアレイ等のベアチップ、あるいは抵抗、コンデンサ等の受動チップ部品を混在して搭載し、システム規模の機能を実現しようとするものである。用途によっては、ベアチップのみ、あるいは受動チップ部品のみが搭載される場合ものもある。

【0004】このように機能強化された混成集積回路装置に対する要求としては、高速化、高周波化、大電力化とともに、外来ノイズあるいは搭載チップ間で相互に影響を与えるノイズに対する対策がある。ノイズ対策を考慮したこの種の従来の混成集積回路装置の一例を断面図で示した図5を参照すると、配線基板30の凹部31の底面に、半導体チップ32 およびノイズフィルター用の

2

ものを含む受動チップ部品33a~33cを搭載する。 その際、半導体チップ32の電極と配線基板30に配設 された導体層による配線パターン34は、ボンディング ワイヤ35によって電気的接続が行なわれ、受動チップ 部品33a~33cは導電性接着剤等によって電気的接 続が図られる。なお、半導体チップが素子形成面を下側 に向けて (フェイスダウン) 搭載するフリップチップの 場合は配線基板面の電極との接続はハンダバンプにより 行なわれる。

【0005】また、配線基板30の凹部31は非導電性 10 封止樹脂36(図中の斜線部分)で封止し、必要に応じ て、配線パターン37を裏面に設けてスルーホール38 で配線パターン34と貫通接続したり、封止表面にシー ルド板39を接着することにより、シールド構造として いた。

【0006】さらに、シールド板39を設ける代りにパ ッケージ自体をマザーボードに対し裏返しに実装し、樹 脂封止面と対応するマザーボードの表面に配線バターン を設ける場合もある。

【0007】一方、受動チップ部品を搭載する方法の一 20 例が、特開平3-256392号公報に記載されてい る。同公報記載の混成集積回路装置の断面図を示した図 6を参照すると、受動チップ部品を直立させて搭載する 場合の一例であり、この場合は、搭載電極40aに下側 の電極41 a を接続した受動チップ部品42の上側の電 極41 bと配線基板43側の搭載電極40 bとをボンデ ィングワイヤ44を用いて接続している。

【0008】前述したように、ノイズのアンテナとなり やすいボンディングワイヤを使用しなければならない点 および、電極24,25が依然として基板面上に2つあ 30 る点で他の従来例と同様である。

#### [0009]

【発明が解決しようとする課題】この従来の混成集積回 路装置では、受動チップ部品を搭載する場合に、その受 動チップ部品が有する2つの電極が共に基板表面の配線 パターンと直接またはワイヤにより接続されるため、接 続用電極を2つそれぞれ基板上に確保しなければなら ず、実装面積が大きくなる。そのため、半導体チップ近 傍の配線パターンの密集した部分には、受動チップ部品 の配置(レイアウト)が難しいという問題があった。ノ イズ除去のためには、発生源となる能動素子の出来るだ け近傍にバイパスコンデンサおよびフィルター回路を配 置するのが効果的であるのにもかかわらず、上述したよ うにそれぞれ2つの接続用電極を基板上に設けなければ ならないという問題が、それを難しくしていた。

【0010】一方、前述したバンプ接続により半導体チ ップを裏返しに搭載するフェイスダウンの手法はフリッ プチップ等でしばしば行われるが、裏面を電源電位また は接地電位である安定電位に接続する方法としては確立 されたものが無く、限られた半導体チップにしか適用出 50 非導電性封止樹脂は前記受動チップ部品の前記他方電極

来ないという問題もあった。ノイズ防止のためには、ワ イヤーがノイズのアンテナとなってしまうので、ワイヤ ーを用いることなく、かつ半導体チップ自体がシールド 板の効果を持ち得る点でフェイスダウンで搭載する方が 有利であるのは明らかであるが、上述したようにチップ 裏面を安定電位に接続する方法が未確立のためその適用 の範囲がせばめられていた。

【0011】本発明の目的は、上述した問題点に鑑みな されたものであり、半導体チップをフェイスダウンで配 線基板にバンプ接続して搭載し、かつその周辺回路部品 の受動チップ部品とともにシールドを施した構造を有す る混成集積回路装置およびその製造方法を提供すること

#### [0012]

【課題を解決するための手段】本発明の混成集積回路装 置の特徴は、複数の内部導体層を有する多層の配線基板 の一方面に所定の大きさおよび深さで凹部が開口され、 この凹部の底面および他方面の前記内部導体層に形成さ れた配線パターンに半導体チップまたは受動チップ部品 のいずれかが少なくとも1つ接続されて搭載され、前記 半導体チップ搭載時はその各電極が前記底面の配線バタ ーンにワイヤボンディング接続され、前記受動チップ部 品搭載時はその各電極が前記底面の配線パターンに導電 性接着剤を用いて接続され、これら配線パターンはスル ーホールを介して前記他方面の配線パターンにそれぞれ 接続され、かつこれら配線パターンが前記凹部の周縁部 側面に配設された端面電極にそれぞれ接続されるととも に、前記凹部内が樹脂封止されてなる混成集積回路装置 において;前記樹脂封止は、前記底面側に充填される非 導電性封止樹脂とこの非導電性封止樹脂上に充填される 導電性封止樹脂とを含む多層構造からなり、前記導電性 封止樹脂は、低位側電源電位または高位側電源電位のい ずれかの電位が供給されかつ前記半導体チップの裏面側 および前記受動チップ部品の他方電極側の少くとも一方 側に直接接触させた構造を有することにある。

【0013】また、前記半導体チップおよび前記受動チ ップ部品をそれぞれ少なくとも 1 つずつ搭載することが できる。

【0014】さらに、前記凹部に少なくとも1つの半導 40 体チップが搭載され、これら半導体チップはそれぞれフ ェイスダウンで各電極が前記底面の対応する配線パター ンにバンプ接続され、前記非導電性封止樹脂は前記半導 体チップの裏面が露出する高さまで充填され、これら露 出した裏面を含む前記非導電性封止樹脂層上に前記導電 性封止樹脂が積層されて封止されてもよい。

【0015】さらにまた、前記凹部に少なくとも1つの 前記受動チップ部品が搭載され、これら受動チップ部品 の少なくとも一部は、前記一方電極側のみ前記底面の配 線パターンに接続されるように直立して搭載され、前記

側がそれぞれ露出する高さまで充填され、これら露出し た前記他方電極側を含む前記非導電性封止樹脂層上に前 記導電性封止樹脂が積層されて封止することができる。

【0016】さらに、前記開口により残された基板周縁 部内にある前記内部導体層の全面に形成されたベタパタ ーンが前記基板側面および底面周縁部を囲んで配設され 導電体層と一体となり、かつ前記凹部内側壁面で前記導 電性封止樹脂端面と電気的に接続させて形成したシール ド層を有することもできる。

【0017】本発明の混成集積回路装置の製造方法の特 10 徴は、複数の内部導体層を有する多層の配線基板の一方 面に所定の大きさおよび深さで凹部を開口し、この凹部 の底面および他方面の前記内部導体層に形成された配線 パターンに半導体チップおよび受動チップ部品を少なく とも1つずつ接続して搭載し、前記半導体チップはその 各電極を前記底面の配線パターンにワイヤボンディング 接続し、前記受動チップ部品はその各電極を前記底面の 配線パターンに導電性接着剤を用いて接着し、これら配 線パターンをスルーホールを介して前記他方面の配線パ ターンにそれぞれ接続するとともに、前記凹部を樹脂封 20 止する混成集積回路装置の製造方法において;前記配線 基板の前記凹部に少なくとも1つの前記半導体チップを フェイスダウンで前記底面の配線パターンにバンプ接続 する第1の工程と、前記工程終了後の前記配線基板に少 なくとも1つの前記受動チップ部品を直立させた状態で 一方側の電極のみを導電性接着剤により前記底面の配線 パターンに接着およびキュアし硬化させる第2の工程 と、前記バンブ接続された前記半導体チップの裏面およ び前記接着された前記受動チップ部品の他方側の電極が それぞれ露出する高さまで前記凹部に非導電性封止樹脂 を充填してキュアし硬化させる第3の工程と、前記硬化 後の前記非導電性封止樹脂の上部に露出する前記裏面お よび前記電極のそれぞれを全て覆う高さまで導電性封止 樹脂を充填してキュアし硬化させる第4の工程とからな ることにある。

#### [0018]

【作用】本発明の混成集積回路は、配線パターン形成用 の内部導体配線層を有する多層の配線基板の、基板周縁 部を除く上面部分に凹部を形成して導体配線層の一部を 露出させる。まず、この凹部にバイパスコンデンサ、フ ィルター等を形成するための受動チップ部品もしくはチ ップジャンパー等を搭載する場合には、これらのチップ 部品の片側の電極のみを配線基板に電気的に接続するよ うに直立させてマウントしておき、凹部底面からチップ 部品の下側の電極を含み上側の電極が露出する高さまで 非導電性封止樹脂を充填・キュアして硬化させる。さら に非導電性封止樹脂の上にチップ部品の上側の電極を覆 う高さまで導電性封止樹脂を充填・キュアして積層する ことにより、上側電極を導電性封止樹脂層に直接接触さ せることで電気的接続がとれるようにした。

【0019】また、凹部に半導体チップを搭載する場合 には、半導体チップの案子形成面を下向きにしたいわゆ るフェイスダウンで搭載しておき、この凹部底面から半 導体チップ裏面部分が露出する高さまで非導電性封止樹 脂を充填・キュアして硬化させ、さらに非導電性封止樹 脂の上に半導体チップの露出した裏面部分を覆う高さま で導電性封止樹脂を充填・キュアすることにより裏面部 分を導電性封止樹脂層に直接接触させる形で電気的接続

【0020】また、上述したいずれの場合も、導電性封 止樹脂層自体を外部から供給される安定電位へ接続する 場合は、チップジャンパーを介して配線基板内の安定電 位に対応する配線パターンと接続するか、予め配線基板 の凹部に充填される導電性封止樹脂に電気的接続がとれ るように、周縁部上面に近い内部導体層を全面ベタバタ ーンとして形成し、かつ基板側面および底面周縁部を囲 んで配設した導電体層と一体となってシールド層を形成 し、外部電極を介してこのシールド層に供給される安定 電位が導電性封止樹脂を介して半導体チップの裏面にも 供給されるようにしてある。

【0021】したがって、導電性封止樹脂がシールドの 役目を果すことが出来ることになる。

[0022]

30

がとれるようにしてある。

【実施例】次に、本発明について図面を参照しながら説 明する。

【0023】図1(a)は本発明の第1の実施例の断面 図であり、図1(b)その平面図である。図1(a)お よび図1(b)を参照すると、例えばガラスエポキシ樹 脂からなる多層配線基板10aの上面の、周縁部以外の 部分に凹部11を開口する。この開口部の大きさおよび 深さは、搭載される部品の大きさおよび数量によって予 め決められている。この開口により凹部11の底面には 搭載する構成部品間を接続するために予め配設された配 線パターン12が露出される。この配線パターン12は スルーホール13により必要に応じて裏面側に配設され た配線パターン14に適宜接続されている。

【0024】さらに、裏面側の配線パターン14は、直 接あるいは搭載された構成部品を介して間接的に、基板 周縁部に配設された端面電極15に配線パターン14を 用いて所定の接続がなされている。との端面電極15は いわゆるパッケージの外部端子であって、互いに間隔を おいて並べられた導体群からなり、複数の異る電位を有 している。

【0025】上述した配線基板10の凹部11に、例え は半導体チップ16と、チップジャンパーを含む受動チ ップ部品17a~17fが搭載されている。この半導体 チップ16はフェイスダウンで各電極が配線パターン1 2にそれぞれパンプ接続されている。

【0026】一方、受動チップ部品17a~17fは、 50 従来例の場合はチップ自身の有する2つの電極はそれぞ

10

れ凹部底面側の配線パターン12に接続されていたが、 本実施例においては、一方側の電極のみ配線パターン1 2にそれぞれ接続された状態で直立して搭載される。

【0027】凹部11は底面から半導体チップ16の裏面および受助チップ部品17a~17fの他方側の電極がそれざれ露出する高さまで非導電性封止樹脂18(図中斜線状の網目で示す)が充填されている。この非導電性封止樹脂18の上には基板周縁部上面と同じ高さまで導電性封止樹脂19(図中点状の網目で示す)が充填されて樹脂封止が行なわれている。

【0028】導電性封止樹脂19は、例えばチップジャンパーを受動チップ部品17bとすると、チップジャンパー17bにより配線パターン12、スルーホール13 および配線パターン14のうちの所定のパターン(不図示)を介して端面電極15のうちの電源電位または接地電位の安定電位が外部から供給される電極に電気的接続がなされている。

【0029】本実施例に示した構造により、導電性封止 樹脂19が、半導体チップ16の裏面および受動チップ 部品17a~17bの他方側電極を安定電位に接続する 20 ので、シールド効果を得ることが出来る。

【0030】本発明の第2の実施例を断面図で示した図2(a) およびその平面図を示した図2(b) を参照すると、側面シールド構造を有するパッケージを構成した場合の例である。第の1実施例において、端面電極15はいわゆるパッケージの外部端子であって、互いに間隔をおいて並べられた導体群を成し複数の異る電位を有していたが、第2の実施例では、これらは接地電位または電源電位等の安定電位を有する基板周辺部全面に渡って配設された単一のベタパターンとなっている。

【0031】すなわち、第1の実施例との相違点は、導電性封止樹脂19が配線基板10bの内部導体層20aと凹部内側壁面で接触するとともに、内部導体層20aは配線基板10bの側面20bおよび底面周縁部20cまで延長された側面シールド構造(断面図では20a~20b~20cで表わした略「コの字」型になる)であって配線基板10bの周縁部全面を側面から囲むように配設され、かつその底面周縁部20cには外部電極21が設けられ、さらに、裏面側の配線パターン14は、直接あるいは搭載された構成部品を介して間接的に、配線40パターン12はスルーホール13を介して、それぞれ配線基板10bの底面周縁部20cの内側にあり、かつ外部電極領域22に設けられた外部電極23に接続されていることである。それ以外の構成要素は第1の実施例と同様であるからここでの構成の説明は省略する。

【0032】上述した第2の実施例の構成によれば、延長された内部導体層20a~20cに外部電極21から安定電位が供給されて、これらの延長された内部導体層20a~20cによりシールド効果を得ることが出来る。

【0033】なお、上述した実施例の変形例として、導電封止樹脂層を複数層設け場合の断面図を示した図3

(a)を参照すると、電樹脂封止層18bの上に導電封止樹脂層19aと非導電樹脂封止層18aと導電封止樹脂層19aとが順次に積層されて形成されている。受助チップ部品17aと17bの他方側の電極が導電封止樹脂層19aに接続され、半導体おチップ16と受助チップ部品17cおよび17dとの裏面と他方側電極とが導電封止樹脂層19bに接続されるので、搭載部品ごとに異なる安定電位のいずれかに分けて供給することができる。

【0034】また、凹部を複数個設けた場合の断面図を示した図3(b)を参照すると、凹部11aには受動チップ部品17aと半導体チップ16が搭載され、凹部11bには受動チップ部品17b~17dが搭載されており、凹部毎にそれぞれ独立した機能をもたせることができる。

【0035】上述した第1および第2の実施例で説明した混集積回路装置の製造方法は、その製造工程断面図であって、半導体チップのバンプ接続工程を示した図4(a)、受動チップ部品を接着する第2の工程示した図4(b)、凹部に非導電性封止樹脂を充填する第3の工程を示した図4(c)および導電性封止樹脂を充填する第4の工程を示した図4(d)を参照すると、まず、ガラスエポキシ樹脂基板に公知のエッチング処理により形成した多層配線基板10aまたは10bに凹部が形成された配線基板であって、この凹部に少なくとも1つの半導体チップ16を公知の半田バンプ等の方法によりフェイスダウンで搭載する(図4(a))。

30 【0036】次に、ノイズフィルタ用のものを含む受動チップ部品17a~17fを直立させた状態で、それぞれの片側(下側)の電極のみを導電性接着剤等によりマウントした後、キュアし、硬化させる(図4(b))。【0037】しかる後、エポキシ系の絶縁性の高い非導電性封止樹脂18を用いて所定の深さまで充填する。このとき、少なくとも、半導体チップ16および受動チップ部品17a~17fのそれぞれの下側電極に接する配線パターン12と電気的に接続する部分を全て覆いかくし、かつ、半導体チップ16の裏面部分と、受動チップ40 部品17a~17fの上側電極は全て露出する高さまで充填して150°30分前後でキュアし硬化させる(図4(c))。

【0038】さらに、しかる後、非導電性封止樹脂18の上面および、この非導電性封止樹脂から露出する受動チップ部品17a~17fの全ての電極と半導体チップ16の裏面とを覆う高さまで、Cuペースト等の電導率の高い導電性封止樹脂19を充填して、150°30分前後でキュアし硬化させる(図4(d))。

【0039】なお、第4の工程の後、図には示さないが 50 必要に応じてレジスト等の保護層をその上部に印刷形成

20

しても良い。

【0040】第2の実施例の製造方法の場合、第1の工 程における配線基板10bは、基板周辺部全面に渡って 配設される単一のベタパターンとして、側面シールド構 造20b, 20cと一体となるよに内部導体層20aを 予め設けておく。との導体層の高さ方向の位置は、導電 性封止樹脂19で封止する際に内部導体層20aの凹部 内側壁面に露出した部分が導電性封止樹脂19の端面に 接触するように、導電性封止樹脂19の層の厚みの範囲 を勘案して決められる。

9

【0041】さらに、配線基板10bの裏面側は、外部 端子としての突起電極23が側面シールド構造20cよ り内側の、基板周縁部22に配設され、かつ凹部底面の 配線パターン12にそれぞれ接続されたものが使用され る以外は、上述の製造工程と同様である。

【0042】なお、非導電性封止樹脂18の高さ、即ち 層厚については、現状の半導体チップ16の厚さが0. 3mm~0.4mm程度、バンプ高さが0.1mm程 度、受動チップ部品17a~17fの電極厚が0.2m m前後であることを想定すると、約0.25mm~0. 35mm程度の間に調整すればよいことになる。

【0043】0.1mm程度の巾の髙さ調整は、現状の 技術で何ら問題はない。勿論、半導体チップ16、また は受動チップ部品17a~17fのいずれか一方にのみ 適用する場合は、その一方のみを考慮すればよいから上 述した巾の余裕度はさらに広がることになる。

【0044】以上説明したように、本発明の混成集積回 路装置およびその製造方法によれば、例えば、前述した ように、電源電位および接地電位間のバイバスコンデン サおよび各ノイズフィルタは、ノイズ発生源である半導 30 体チップに可能な限り近い位置に配置しなければならな いが、本発明の混成集積回路装置では、その構成要素の 受動チップ部品を直立させて搭載出来ると同時に、片側 の電極は凹部内のいたる所で安定電位に接続出来るた め、配線基板のパターンレイアウトが極めて容易とな る。さらに、直立させることによって搭載面積が本来の 1/2以下となるので、パターン配設密度の高い半導体 チップ近傍にも容易に配置出来、従って、より効果的な ノイズ除去が可能になる。

面部分を安定電位へ容易に接続する手段を提供出来るの で、フリップチップ搭載の適用範囲が格段に広げられ る。前述したように、ボンディングワイヤによる接続 は、ワイヤーがアンテナとなり易く、しかも、搭載面積 が約2倍を要して、その分パイパスコンデンサおよびフ ィルター用受動チップ部品も半導体チップから遠ざかる ことになるので、ノイズ的にもフリップチップでの搭載 が明らかに有利である。

【0046】また、半導体チップと受動チップ部品混在 の場合は、特にそれぞれに必要な安定電位への接続を、

プロセスを分けることなく一括の処理で行える点が非常 に有効な効果である。

【0047】多くの場合、搭載部品の高さの不一致か ら、基板導体層や印刷導体層もしくはシールド金属板の 接着等では安定な接続を望めないが、本発明の混成集積 回路装置のように、導電性封止樹脂の充填によれば、搭 載部品の髙さのバラツキをことどとく吸収し、安定な接 続を得ることが可能になる。

【0048】さらに、第2の実施例に示したように、導 10 電性封止樹脂と基板内部導体層との電気的接続をとると とも容易で、これを用いれば、導電性封止樹脂自体の外 部回路の安定電位への接続が出来、従ってそれらが一体 となったパッケージ上方向に対する良好なノイズシール ド構造をも同時に実現出来る。

【0049】さらにまた、第2の実施例のようにパッケ ージの側面をもメッキ処理等によりシールドし、裏面べ タパターンにまで接続し、側面導体下部とこの混成集積 回路装置を搭載するマサーボード間の半田シール等も併 用すれば20dB~30dBのノイズ低減も出来る。

【0050】また、副次的効果として本発明の構造によ れば、半導体チップ裏面が、直接に熱伝導率の大きい導 電性封止樹脂に接しており、その層厚も数百μと比較的 厚くなるので、良好な放熱構造としても機能する。特 に、前述したシールド構造をとった場合は、シールドの 導体部分を介して配線基板側への熱放散が図られるので より効果的である。

【0051】熱による1Cデバイスの諸特性のシフト は、通常誤動作に対するノイズマージンを悪化させる。 よって放熱構造は、ノイズ的観点から見ても重要な要素 である。

[0052]

【発明の効果】以上説明したように本発明の混成集積回 路装置およびその製造方法は、配線基板に凹部を設け、 この凹部に半導体チップもしくは受動チップ部品または その両方を搭載し樹脂封止する構造であって、凹部底面 に対して半導体チップはフェイスダウンで搭載し、受動 チップ部品は直立させて搭載することによって半導体チ ップの裏面および受動チップ部品の一方側の電極を凹部 上方の向きにそろえることにより、底面に接続した他方 【0045】また、半導体チップの搭載においては、裏 40 側の電極に対して垂直方向に離した状態を形成するとと もに、凹部封止用樹脂が凹部底面に接する非導電性封止 樹脂層とその上層の導電性封止樹脂層とを含む多層構造 を有し、凹部底面から半導体チップ裏面部分および受動 部チップ部品の一方側の電極が露出する高さまで非導電 性封止樹脂を充填・キュアして硬化させ、さらに露出し た裏面部分および一方側の電極を覆う高さまで非導電性 封止樹脂の上に導電性封止樹脂を充填・キュアすること により、裏面部分および一方側の電極をそれぞれ導電性 封止樹脂層に直接接触させた状態で電気的接続がとれる 50 ようにしたので、導電性封止樹脂層を外部端子を介して

安定電位に接続することにより、導電性封止樹脂層がノ イズに対して極めて有効なシールド効果を果すことが出 来る。

【0053】また、導電性樹脂層と端面接触するように した基板周縁部の内部導体層を基板側面および底面周縁 部を囲んで形成した導電体層と一体となるようにしたシ ールド構造とすることも出来るので、同様なシールド効 果が得られる。

【0054】さらに、フリップチップ搭載適用の容易 化, 受動チップ部品によるフィルタ素子の自由度の高い 10 ll, lla, llb レイアウト、良好なシールド構造および放熱構造のいず れも同時に実現出来るので、ノイズ対策が極めて容易か つ効果的に行え、デバイス本来の性能を充分に引き出す ことを可能にしている。

# 【図面の簡単な説明】

【図1】(a) 本発明の第1の実施例の混成集積同路装 置を示す断面図である。

(b) 第1の実施例の平面図である。

【図2】(a)本発明の第2の実施例の混成集積回路装 置を示す断面図である。

(b) 第2の実施例の平面図である。

【図3】(a) 導電封止樹脂層を複数層設け場合の断面 図である。

(b) 凹部を複数個設けた場合の断面図である。

【図4】(a)半導体チップのバンプ接続工程を示した 断面図である。

(b) 受動チップ部品を接着する第2の工程示した断面 図である。

(c) 凹部に非導電性封止樹脂を充填する第3の工程を 示した断面図である。

\*(d)導電性封止樹脂を充填する第4の工程を示した断 面図である。

【図5】従来の混成集積回路装置の一例を示す断面図で

【図6】従来の混成集積回路装置の他の例を示す断面図 である。

【符号の説明】

10a, 30, 43 配線基板

10b 側面シールド構造を有する配線基板

3 1 凹部

12, 34 底面側の配線パターン

13, 38 スルーホール

14.37 裏面側の配線パターン

15 端面電極

16, 32 半導体チップ

 $17a\sim17f. 33a\sim33c. 42$ 品暗

18, 18a, 18b, 36 非導電封止樹脂

19, 19a, 19b 導電性封止樹脂

20 a 内部導体層(導体ベタパターン) 20

20 b 配線基板10の側面シールド

20 c 底面周縁部シールド

21, 22 突起電極 (外部電極)

23 外部電極領域

35, 44 ワイヤ

シールド板 39

40a. 40b 搭載電極

4 1 a 受動チップ部品の上側電極


受動チップ部品の下側電極 4 1 b


**\*** 30

【図3】




【図6】








【図1】




【図2】







【図4】



# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

08-236692

(43)Date of publication of application: 13.09.1996

(51)Int.CI.

H01L 25/04 H01L 25/18

H05K 3/28

(21)Application number: 07-040175

040175 (71)Applicant : NEC CORP

(22)Date of filing:

28.02.1995


(72)Inventor: EGAWA HIDENORI


# (54) HYBRID INTEGRATED CIRCUIT DEVICE AND MANUFACTUR THEREOF

(57)Abstract:

PURPOSE: To realize quite effective noise shield effect by feeding a low or high power supply potential to a conductive sealing resin directly touching at least one of the rear side of a semiconductor chip or the other electrode side of a passive chip device.

CONSTITUTION: Wiring patterns 12, 14 are connected, respectively, with end face electrodes 15 arranged on the circumferential side face of a resin sealed recess 11. In this regard, a multilayer resin sealing structure comprising a nonconductive sealing resin 18 filling the bottom face side and a conductive sealing resin 19 filling the upper part thereof is employed. The conductive sealing resin 19 is applied with any one of low or high power supply potentials and constructed to touch at,least one of the rear side of a semiconductor chip 16 or the other electrode side of passive chip device 17a–17f directly. With such structure, quite effective noise shield effect is provided by the conductive sealing resin 19.





## **LEGAL STATUS**

[Date of request for examination]

28.02.1995

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application

converted registration]

[Date of final disposal for application]

[Patent number]

2630294

[Date of registration]

18.04.1997

[Number of appeal against examiner's decision of

rejection]

[Date of requesting appeal against examiner's decision

of rejection]

[Date of extinction of right]

18.04.2005

Copyright (C); 1998,2003 Japan Patent Office

\* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

## **CLAIMS**

## [Claim(s)]

[Claim 1] Opening of the crevice is carried out in the multilayer magnitude of a wiring substrate predetermined on the other hand to a field and the multilayer depth which have two or more inner conductor layers. Either [ at least one ] a semiconductor chip or a passive chip is connected to the circuit pattern formed in said inner conductor layer of the base of this crevice, and an another side side, and it is carried. Wirebonding connection of each of that electrode is made at the circuit pattern of said base at the time of said semiconductor chip loading. At the time of said passive chip element placement, each of that electrode uses electroconductive glue for the circuit pattern of said base, and is connected to it. While connecting with the end-face electrode with which these circuit patterns were connected to the circuit pattern of said another side side through the through hole, respectively, and these circuit patterns were arranged in the periphery section side face of said crevice, respectively In the hybrid integrated circuit equipment with which it comes to carry out the resin seal of the inside of said crevice the; aforementioned resin seal It consists of multilayer structure containing the nonconductive closure resin with which said base side is filled up, and the conductive closure resin with which it fills up on this non-conductive closure resin. Said conductive closure resin Hybrid integrated circuit equipment characterized by supplying the potential of either lower order side power-source potential or high order side power-source potential, and having the structure by the side of the rear face of said semiconductor chip, and the another side electrode of said passive chip where one side was made to contact directly at least. [Claim 2] Hybrid integrated circuit equipment according to claim 1 which carried every at least one of said semiconductor chip and said the passive chips, respectively.

[Claim 3] It is hybrid integrated circuit equipment according to claim 1 or 2 with which it fills up with said non-conductive closure resin to the height which the rear face of said semiconductor chip exposes, and the laminating of said conductive closure resin is carried out, and the closure is carried out on said non-conductive closure resin layer including the these-exposed rear face by carrying at least one semiconductor chip in said crevice, and making bump connection of each electrode by face down at the circuit pattern with which said base corresponds, respectively, as for these semiconductor chips.

[Claim 4] Said at least one passive chip is carried in said crevice. Some these passivity chips [ at least ] It is stood straight and carried so that only the aforementioned one side electrode side may be connected to the circuit pattern of said base. Said non-conductive closure resin is hybrid integrated circuit equipment according to claim 1 or 2 with which the laminating of said conductive closure resin is carried out, and the closure is carried out on said non-conductive closure resin layer with which it fills up, and which contains said these-exposed another side electrode side to the height which said another side electrode side of said passive chip exposes, respectively.

[Claim 5] Hybrid integrated circuit equipment according to claim 1, 3, or 4 which has the shielding layer in which it was surrounded and arranged, and it is united with a conductor layer, and the solid pattern formed all over said inner conductor layer in the substrate periphery circles left behind by said opening made it connect with said conductive closure resin end face electrically on said crevice inside wall surface, and formed said substrate side face and the base periphery section.

[Claim 6] Opening of the crevice is carried out in the multilayer magnitude of a wiring substrate predetermined on the other hand to a field and the multilayer depth which have two or more inner conductor layers. A semiconductor chip and every at least one passive chip are connected and carried in the circuit pattern formed in said inner conductor layer of the base of this crevice, and an another side side. Said semiconductor chip makes wirebonding connection of each of that electrode at the circuit pattern of said base. While said passive chip uses electroconductive glue at the circuit pattern of said base, pastes up each of that electrode and connects these circuit patterns to the circuit pattern of said another side side through a through hole, respectively The 1st process which makes bump connection of said at least one semiconductor chip by face

down in said crevice of the; aforementioned wiring substrate at the circuit pattern of said base in the manufacture approach of the hybrid integrated circuit equipment which carries out the resin seal of said crevice, The 2nd process which a cure is pasted up and carried out [ process ] and makes said wiring substrate after said process termination harden only the electrode of one side to the circuit pattern of said base with electroconductive glue where said at least one passive chip is uprighted, The 3rd process at which the rear face of said said semiconductor chip by which bump connection was made, and the electrode of the other side of said said pasted—up passive chip fill up with and carry out the cure of the non-conductive closure resin to said crevice, and make it harden it to the height exposed, respectively, The manufacture approach of the hybrid integrated circuit equipment which consists of the 4th process which it is filled [ process ] up with conductive closure resin, and the cure of each of said rear face exposed to the upper part of said non-conductive closure resin after said hardening and said electrode all is carried out [ process ], and stiffens it to wrap height.

[Translation done.]

\* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

## **DETAILED DESCRIPTION**

[Detailed Description of the Invention]

[0001]

[Industrial Application] Especially this invention relates to the hybrid integrated circuit equipment which took the measures against a noise of the lead loess type hybrid integrated circuit equipment for surface mounts with the thin shape with respect to hybrid integrated circuit equipment.

[0002]

[0009]

[Description of the Prior Art] Detailed-ization of a semiconductor device progresses in recent years, and in order that the circuit scale held in a semiconductor device may also increase further and may respond to needs from consumer appliances, an industrial use device, and other various industrial fields, the semiconductor device of various kinds of mounting gestalten has been developed with multi-functionalization.

[0003] Hybrid integrated circuit equipment is in one of the mounting gestalten of these. This equipment tends to intermingle for them and carry passive chips, such as bare chips, such as a microcomputer which interconnects with the circuit pattern formed on the wiring substrate, memory, and a gate array, or resistance, and a capacitor, and tends to realize the function of a system scale. When only a bare chip or a passive chip is carried depending on an application, there is also a thing.

[0004] Thus, as a demand to the hybrid integrated circuit equipment by which functional enhancement was carried out, a cure in the noise which affects it mutually between an outpatient department noise or a loading chip is with improvement in the speed, high-frequency-izing, and large electrification. Reference of <u>drawing 5</u> which showed an example in consideration of the cure against a noise of this kind of conventional hybrid integrated circuit equipment with the sectional view carries the passive chips 33a-33c containing the thing a semiconductor chip 32 and for noise filters in the base of the crevice 31 of the wiring substrate 30. In that case, electrical installation is performed by the bonding wire 35 and, as for the circuit pattern 34 by the conductor layer arranged by the electrode and the wiring substrate 30 of a semiconductor chip 32, electrical installation is planned by electroconductive glue etc., as for the passive chips 33a-33c. In addition, in the case of the flip chip to which a semiconductor chip turns a component forming face to the bottom, and carries it (face down), connection with the electrode of a wiring substrate side is made by the pewter bump.

[0005] Moreover, the crevice 31 of the wiring substrate 30 was made into shielding structure by closing by non-conductive closure resin 36 (shadow area in drawing), forming a circuit pattern 37 in a rear face if needed, carrying out interface connection to a circuit pattern 34, or pasting up the shielding plate 39 on a closure front face in a through hole 38.

[0006] Furthermore, the package itself may be mounted inside out to a mother board instead of forming the shielding plate 39, and a circuit pattern may be prepared in a resin seal side and the front face of a corresponding mother board.

[0007] On the other hand, an example of an approach which carries a passive chip is indicated by JP,3-256392,A. If <u>drawing 6</u> R> 6 which showed the sectional view of hybrid integrated circuit equipment given in an official report is referred to, it will be an example in the case of uprighting a passive chip and carrying it, and loading electrode 40b by the side of this electrode 41b of the passive chip 42 top which connected lower electrode 41a to loading electrode 40a and wiring substrate 43 will be connected in this case using a bonding wire 44.

[0008] As mentioned above, it is the same as that of the conventional example of others [ the point which must use the bonding wire which is easy to serve as an antenna of a noise, and the point which still has electrodes 24 and 25 on / two / a substrate side ].

[Problem(s) to be Solved by the Invention] With this conventional hybrid integrated circuit equipment, since both two electrodes that that passive chip has are connected by the circuit pattern on the front face of a substrate.

direct, or the wire when it carries a passive chip, two electrodes for connection must be secured on a substrate, respectively, and a component-side product becomes large. Therefore, there was a problem that arrangement (layout) of a passive chip was difficult in the part in which the circuit pattern near the semiconductor chip crowded. For noise rejection, although it was effective for near to have arranged [ of the active element used as a generation source ] a bypass capacitor and a filter circuit as much as possible, the problem that two electrodes for connection had to be prepared on a substrate, respectively as mentioned above made it difficult. [0010] Although the technique of the face down which carries a semiconductor chip inside out by bump connection mentioned above on the other hand was often performed by the flip chip etc., there was also a problem that there was nothing that was established as an approach of connecting a rear face to the stabilization potential which is power-source potential or touch-down potential, and it could apply only to the limited semiconductor chip. for noise prevention, since the wire became the antenna of a noise, it be clear that it be more advantageous to carry by face down in that the semiconductor chip itself can have the effectiveness of a shielding plate, without use a wire, but since the approach of connect a chip rear face to stabilization potential had not be established as mention above, the range of the application be narrowed.

[0011] The purpose of this invention is to offer the hybrid integrated circuit equipment which has the structure which was made in view of the trouble mentioned above, made bump connection, and carried the semiconductor chip in the wiring substrate by the face down, and shielded with the passive chip of the circumference passive circuit elements, and its manufacture approach.

[0012]

[Means for Solving the Problem] Opening of the crevice is carried out in the multilayer magnitude of a wiring substrate predetermined on the other hand to a field and the multilayer depth in which the description of the hybrid integrated circuit equipment of this invention has two or more inner conductor layers. Either [ at least one ] a semiconductor chip or a passive chip is connected to the circuit pattern formed in said inner conductor layer of the base of this crevice, and an another side side, and it is carried. Wirebonding connection of each of that electrode is made at the circuit pattern of said base at the time of said semiconductor chip loading. At the time of said passive chip element placement, each of that electrode uses electroconductive glue for the circuit pattern of said base, and is connected to it. While connecting with the end-face electrode with which these circuit patterns were connected to the circuit pattern of said another side side through the through hole, respectively, and these circuit patterns were arranged in the periphery section side face of said crevice, respectively In the hybrid integrated circuit equipment with which it comes to carry out the resin seal of the inside of said crevice the; aforementioned resin seal It consists of multilayer structure containing the nonconductive closure resin with which said base side is filled up, and the conductive closure resin with which it fills up on this non-conductive closure resin. Said conductive closure resin It is in the potential of either lower order side power-source potential or high order side power-source potential being supplied, and having the structure by the side of the rear face of said semiconductor chip, and the another side electrode of said passive chip where one side was made to contact directly at least.

[0013] Moreover, every at least one of said semiconductor chip and said the passive chips can be carried, respectively.

[0014] Furthermore, at least one semiconductor chip is carried in said crevice, as for these semiconductor chips, bump connection of each electrode is made by face down at the circuit pattern with which said base corresponds, respectively, to the height which the rear face of said semiconductor chip exposes, on said non-conductive closure resin layer with which it fills up and which includes the these-exposed rear face, the laminating of said conductive closure resin may be carried out, and the closure of said non-conductive closure resin may be carried out.

[0015] Said at least one passive chip is carried in said crevice further again. Some these passivity chips [ at least ] It is stood straight and carried so that only the aforementioned one side electrode side may be connected to the circuit pattern of said base. To the height which said another side electrode side of said passive chip exposes, respectively, the laminating of said conductive closure resin is carried out on said non-conductive closure resin layer with which it fills up and which contains said these-exposed another side electrode side, and said non-conductive closure resin can be closed.

[0016] Furthermore, it can also have the shielding layer in which it was surrounded and arranged, and it is united with a conductor layer, and the solid pattern formed all over said inner conductor layer in the substrate periphery circles left behind by said opening made it connect with said conductive closure resin end face electrically on said crevice inside wall surface, and formed said substrate side face and the base periphery section.

[0017] The description of the manufacture approach of the hybrid integrated circuit equipment of this invention Opening of the crevice is carried out in the multilayer magnitude of a wiring substrate predetermined on the

other hand to a field and the multilayer depth which have two or more inner conductor layers. A semiconductor chip and every at least one passive chip are connected and carried in the circuit pattern formed in said inner conductor layer of the base of this crevice, and an another side side. Said semiconductor chip makes wirebonding connection of each of that electrode at the circuit pattern of said base. While said passive chip uses electroconductive glue at the circuit pattern of said base, pastes up each of that electrode and connects these circuit patterns to the circuit pattern of said another side side through a through hole, respectively The 1st process which makes bump connection of said at least one semiconductor chip by face down in said crevice of the; aforementioned wiring substrate at the circuit pattern of said base in the manufacture approach of the hybrid integrated circuit equipment which carries out the resin seal of said crevice, The 2nd process which a cure is pasted up and carried out [ process ] and makes said wiring substrate after said process termination harden only the electrode of one side to the circuit pattern of said base with electroconductive glue where said at least one passive chip is uprighted. The 3rd process at which the rear face of said semiconductor chip by which bump connection was made, and the electrode of the other side of said said pasted-up passive chip fill up with and carry out the cure of the non-conductive closure resin to said crevice, and make it harden it to the height exposed, respectively, It is in consisting of the 4th process which it is filled [process] up with conductive closure resin, and the cure of each of said rear face exposed to the upper part of said non-conductive closure resin after said hardening and said electrode all is carried out [ process ], and stiffens it to wrap height. [0018]

[Function] the top-face part except the substrate periphery section of the multilayer wiring substrate with which the hybrid integrated circuit of this invention has an inner conductor wiring layer for circuit pattern formation — a crevice — forming — a conductor — a part of wiring layer is exposed. First, in carrying a passive chip or chip jumpering for forming a bypass capacitor, a filter, etc. in this crevice etc., it is made to stand straight so that only the electrode of one side of these chips may be electrically connected to a wiring substrate, and mounts, and to the height which an upper electrode exposes including the electrode of the chip bottom from a crevice base, the restoration and the cure of the non-conductive closure resin are carried out, and it stiffens it. It enabled it to take electrical installation by contacting a top electrode in a conductive closure resin layer directly by carrying out the restoration and the cure of the conductive closure resin, and furthermore, carrying out the laminating of the electrode of a chip top to wrap height, on non-conductive closure resin.

[0019] moreover, in carrying a semiconductor chip in a crevice The component forming face of a semiconductor chip is carried by the so-called face down placed upside down. To the height which the amount of semiconductor chip flesh-side surface part exposes from this crevice base, carry out the restoration and the cure of the non-conductive closure resin, and it is stiffened. It enables it to have taken electrical installation in the form where the amount of [ which the semiconductor chip furthermore exposed on non-conductive closure resin ] flesh-side surface part contacts [ the amount of flesh-side surface part ] conductive closure resin in a conductive closure resin layer directly restoration and by carrying out a cure to wrap height.

[0020] Moreover, when connecting with the stabilization potential to which the conductive closure resin layer itself is supplied from the outside in any [ which was mentioned above ] case So that electrical installation can be taken to the conductive closure resin with which connects with the circuit pattern corresponding to the stabilization potential in a wiring substrate through chip jumpering, or the crevice of a wiring substrate is filled up beforehand Form the inner conductor layer near a periphery section top face as a whole surface solid pattern, and a shielding layer is formed united with the conductor layer which surrounded and arranged a substrate side face and the base periphery section. It is made to be supplied also at the rear face of a semiconductor chip through conductive closure resin in the stabilization potential supplied to this shielding layer through an external electrode.

[0021] Therefore, conductive closure resin can achieve the duty of shielding. [0022]

[Example] Next, it explains, referring to a drawing about this invention.

[0023] <u>drawing 1</u> (a) — the sectional view of the 1st example of this invention — it is — <u>drawing 1</u> (b) — it is the top view. Reference of <u>drawing 1</u> (a) and <u>drawing 1</u> (b) carries out opening of the crevice 11 to parts other than the periphery section of the top face of multilayer—interconnection substrate 10a which consists of a glass epoxy resin, for example. The magnitude and the depth of this opening are beforehand decided with the magnitude and quantity of the components carried. In order to connect between the component parts carried in the base of a crevice 11 by this opening, the circuit pattern 12 arranged beforehand is exposed. This circuit pattern 12 is suitably connected to the circuit pattern 14 arranged in the rear—face side by the through hole 13 if needed.

[0024] Furthermore, the circuit pattern 14 by the side of a rear face uses a circuit pattern 14 for the end-face electrode 15 indirectly arranged in the substrate periphery section through direct or the carried component part,

and predetermined connection is made. the conductor which this end-face electrode 15 was the so-called external terminal of a package, and set spacing mutually and was put in order — it consists of a group and has the potential from which plurality differs.

[0025] A semiconductor chip 16 and the passive chips 17a-17f containing chip jumpering are carried in the crevice 11 of the wiring substrate 10 mentioned above. As for this semiconductor chip 16, bump connection of each electrode is made by the face down at the circuit pattern 12, respectively.

[0026] On the other hand, in this example, although two electrodes with which the chip itself has in the case of the conventional example were connected to the circuit pattern 12 by the side of a crevice base, respectively, where only the electrode of one side is connected to a circuit pattern 12, respectively, the passive chips 17a-17f stand straight, and are carried.

[0027] As for the crevice 11, it fills up the rear face of a semiconductor chip 16, and the electrode of the other side of the passive chips 17a-17f with non-conductive closure resin 18 (the slash-like mesh in drawing shows) from the base to its height which carries out \*\*\*\* exposure. On this non-conductive closure resin 18, it fills up with conductive closure resin 19 (a drawing middle point-like mesh shows) to the same height as a substrate periphery section top face, and the resin seal is performed.

[0028] Electrical installation is made by the electrode with which the power-source potential of the end-face electrodes 15 or the stabilization potential of touch-down potential is supplied by chip jumpering 17b from the outside through the predetermined pattern of a circuit pattern 12, a through hole 13, and the circuit patterns 14 (un-illustrating) if conductive closure resin 19 sets for example, chip jumpering to passive chip 17b.

[0029] According to the structure shown in this example, since conductive closure resin 19 connects the rear face of a semiconductor chip 16, and the other side electrode of the passive chips 17a-17b to stabilization potential, a shielding effect can be obtained.

[0030] When drawing 2 (b) which showed drawing 2 R> 2 (a) which showed the 2nd example of this invention with the sectional view, and its top view is referred to, it is an example at the time of constituting the package which has side—face shielding structure, the conductor which the end—face electrode 15 was the so—called external terminal of a package, and set spacing mutually and was put in order in one example of \*\* — although it had the potential from which a group is accomplished and plurality differs, in the 2nd example, these serve as a single solid pattern which crossed all over the substrate periphery which has stabilization potentials, such as touch—down potential or power—source potential, and was arranged.

[0031] Namely, while conductive closure resin 19 contacts inner conductor layer 20a of wiring substrate 10b on a crevice inside wall surface, the difference with the 1st example Inner conductor layer 20a is the side-face shielding structure (with a sectional view, it becomes the 20a – abbreviation "character of KO" mold expressed with 20b-20c) extended to side-face 20b and base periphery section 20c of wiring substrate 10b, and it is arranged so that the whole periphery section surface of wiring substrate 10b may be surrounded from a side face. The external electrode 21 is formed in the base periphery section 20c. Further and the circuit pattern 14 by the side of a rear face It is connecting with the external electrode 23 which a circuit pattern's 12 has inside base periphery section 20c of wiring substrate 10b through a through hole 13 indirectly through direct or the carried component part, respectively, and was prepared in the external electrode field 22. Since the other component is the same as that of the 1st example, explanation of a configuration here is omitted.

[0032] According to the configuration of the 2nd example mentioned above, stabilization potential is supplied to the extended inner conductor layers 20a-20c from the external electrode 21, and a shielding effect can be obtained by these extended inner conductor layers 20a-20c.

[0033] In addition, if <u>drawing 3</u> (a) which prepared the two or more layers electric conduction closure resin layer, and showed the sectional view of a case as a modification of the example mentioned above is referred to, on electric tree fat closure layer 18b, the laminating of electric conduction closure resin layer 19a, non-conducting current resin seal layer 18a, and the electric conduction closure resin layer 19a is carried out one by one, and they are formed. Since the electrode of the other side of the passive chips 17a and 17b is connected to electric conduction closure resin layer 19a and the semi-conductor chip 16 and passive chips [ 17c and 17d ] rear face and an other side electrode are connected to electric conduction closure resin layer 19b, either of different stabilization potentials for every loading components can be divided and supplied.

[0034] Moreover, if <u>drawing 3</u> (b) which showed the sectional view at the time of preparing two or more crevices is referred to, passive chip 17a and a semiconductor chip 16 are carried in crevice 11a, the passive chips 17b-17d are carried in crevice 11b, and the function which became independent for every crevice, respectively can be given.

[0035] The manufacture approach of \*\*\*\*\*\*\*\*\* explained in the 1st and 2nd examples mentioned above <u>Drawing 4</u> which is the production process sectional view and showed the bump connection process of a semiconductor chip (a), If <u>drawing 4</u> (d) which showed the 4th process filled up with <u>drawing 4</u> R> 4 (b) which the

2nd which pastes up a passive chip \*\*\*\*\*\*(ed), <u>drawing 4</u> (c) which showed the 3rd process which fills up a crevice with non-conductive closure resin, and conductive closure resin is referred to First, it is the wiring substrate with which the crevice was formed in the multilayer-interconnection substrates 10a or 10b formed in the glass epoxy resin substrate by well-known etching processing. At least one semiconductor chip 16 is carried in this crevice by face down by a well-known solder bump's etc. approach ( <u>drawing 4</u> (a)).

[0036] Next, after mounting only the electrode of each one side (below) with electroconductive glue etc., a cure is carried out and it is made to harden, where the passive chips 17a-17f containing the thing for noise filters are

uprighted ( <u>drawing 4</u> (b)).

[0037] After an appropriate time, it fills up with predetermined Mr. Fukashi using the high insulating non-conductive closure resin 18 of an epoxy system. At this time, it is filled up with all of all of a part for cover hiding and the flesh-side surface part of a semiconductor chip 16 and a passive chips [ 17a-17f ] top electrode to the height to expose, and before or after 150-degree 30 minutes, the cure of the part which connects with the circuit pattern 12 which touches the bottom electrode of a semiconductor chip 16 and passive chips [ 17a-17f ] each electrically at least is carried out, and they stiffen it ( drawing 4 R> 4 (c)).

[0038] Furthermore, after an appropriate time, to wrap height, it is filled up with conductive closure resin 19 with the high electric conductivity of Cu paste etc., and before or after 150-degree 30 minutes, the cure of the top face of non-conductive closure resin 18, and all passive chips [ which are exposed from this non-conductive closure resin / 17a-17f] electrodes and the rear face of a semiconductor chip 16 is carried out, and they are stiffened ( drawing 4 (d)).

[0039] In addition, after the 4th process, although not shown in drawing, printing formation of the protective layers, such as a resist, may be carried out in the upper part if needed.

[0040] In the manufacture approach of the 2nd example, wiring substrate 10b in the 1st process prepares inner conductor layer 20a in \*\* which is united with the side-face shielding structures 20b and 20c beforehand as a single solid pattern which crosses all over a substrate periphery and is arranged. In case it closes by conductive closure resin 19, the range of the thickness of the layer of conductive closure resin 19 is taken into consideration, and the location of the height direction of this conductor layer is decided so that the part exposed to the crevice inside wall surface of inner conductor layer 20a may contact the end face of conductive closure resin 19.

[0041] Furthermore, the rear-face side of wiring substrate 10b is the same as that of an above-mentioned production process, except that what the projection electrode 23 as an external terminal was arranged in the substrate periphery section 22 inside side-face shielding structure 20c, and was connected to the circuit pattern 12 at the base of a crevice, respectively is used.

[0042] In addition, when it assumes that the electrolyte thickness whose bump height the thickness of the present semiconductor chip 16 is 0.3mm – about 0.4mm, and is about 0.1mm and the passive chips 17a–17f is around 0.2mm, what is necessary will be just to adjust about the height of non-conductive closure resin 18, i.e., thickness, among about 0.25mm – about 0.35mm.

[0043] Height adjustment with a width of about 0.1mm is satisfactory in any way with the present technique. Of course, when applying to either a semiconductor chip 16 or the passive chips 17a-17f, whenever [ allowances / of the width mentioned above since what is necessary was to have taken only one of these into consideration ] will spread further.

[0044] As explained above, according to the hybrid integrated circuit equipment and its manufacture approach of this invention As mentioned above, for example, the bypass capacitor and each noise filter between power–source potential and touch–down potential Although it must arrange in the location possible nearest to the semiconductor chip which is a noise generation source, with the hybrid integrated circuit equipment of this invention While the passive chip of the component is uprighted and can be carried, since it is [ the everywhere in a crevice ] connectable with stabilization potential, the electrode of one side becomes very easy [ the pattern layout of a wiring substrate ]. Furthermore, since loading area becomes 1/2 or less [ original ] by making it stand straight, it can arrange easily also near [ where a pattern arrangement consistency is high ] the semiconductor chip, therefore more effective noise rejection becomes possible.

[0045] moreover, in loading of a semiconductor chip, since a means to connect a part for a flesh-side surface part to stabilization potential easily can be offered, the applicability of flip chip loading is markedly alike, and can extend. As mentioned above, since a wire tends to serve as an antenna, loading area will moreover require twice [ about ] and the part bypass capacitor and the passive chip for filters will also keep away from a semiconductor chip, the connection by the bonding wire has clearly advantageous loading by the flip chip also in noise. [0046] Moreover, in a semiconductor chip and passive chip mixture, it is effectiveness with the very effective point that connection with stabilization potential required for especially each can be made by processing of a

package, without dividing a process.

[0047] In many cases, by adhesion of a substrate conductor layer, a printing conductor layer, or a shielding metal plate, stable connection cannot be desired from the inequality of the height of loading components, but like the hybrid integrated circuit equipment of this invention, according to restoration of conductive closure resin, the variation in the height of loading components is absorbed entirely, and it becomes possible to obtain stable connection.

[0048] Furthermore, it is also easy to take the electrical installation of conductive closure resin and a substrate inner conductor layer, and if this is used, the good noise shielding structure over the package above connection with the stabilization potential of the external circuit of conductive closure resin itself was completed, therefore they were united with is also realizable for coincidence, as shown in the 2nd example.

[0049] further — again — the 2nd example — like — the side face of a package — plating processing etc. — shielding — a rear-face solid pattern — connecting — a side face — a conductor — the solder seal between the MASA boards carrying the lower part and this hybrid integrated circuit equipment etc. is used together, and 20dB — 30dB noise reduction can be performed.

[0050] Moreover, as a secondary effect, according to the structure of this invention, since it is directly in contact with conductive closure resin with large thermal conductivity and the thickness also becomes comparatively thick with hundreds of micro, a semiconductor chip rear face functions also as good heat dissipation structure. especially the case where the shielding structure mentioned above is taken — the conductor of shielding — since heat leakage by the side of a wiring substrate is planned through a part, it is more effective.

[0051] The shift of many properties of IC device by heat usually worsens the noise margin to malfunction. Therefore, even if it sees heat dissipation structure from a noise-viewpoint, it is an important element. [0052]

[Effect of the Invention] As explained above, the hybrid integrated circuit equipment and its manufacture approach of this invention It is the structure which establishes a crevice in a wiring substrate, and carries and carries out the resin seal of a semiconductor chip, a passive chip, or its both to this crevice. By arranging the rear face of a semiconductor chip, and the electrode of one side of a passive chip with the sense above a crevice by carrying a semiconductor chip by face down to a crevice base, uprighting a passive chip and carrying While forming the condition of having detached perpendicularly to the electrode of the other side linked to a base It has the multilayer structure containing the non-conductive closure resin layer to which the resin for the crevice closures touches a crevice base, and the conductive closure resin layer of the upper layer. To the height which the electrode of one side of a part for a semiconductor chip flesh-side surface part and a passive section chip exposes from a crevice base, carry out the restoration and the cure of the non-conductive closure resin, and it is stiffened. Conductive closure resin on non-conductive closure resin to wrap height for a part for the flesh-side surface part furthermore exposed, and the electrode of one side restoration and by carrying out a cure Since it enabled it to take electrical installation where a part for a flesh-side surface part and the electrode of one side are directly contacted in a conductive closure resin layer, respectively By connecting a conductive closure resin layer to stabilization potential through an external terminal, a conductive closure resin layer can achieve a very effective shielding effect to a noise.

[0053] Moreover, since it can also consider as the shielding structure it was made united [ structure ] with the conductor layer which surrounded a substrate side face and the base periphery section, and formed the inner conductor layer of the substrate periphery section which was made to carry out end—face contact with a conductive resin layer, the same shielding effect is obtained.

[0054] Furthermore, since both the high layout of the degree of freedom of the filter element by easy-izing of flip chip loading application and the passive chip good shielding structure and heat dissipation structure are realizable for coincidence, the cure against a noise can carry out very easily and effectively, and makes it possible to fully pull out the engine performance of device original.

[Translation done.]

#### \* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **DESCRIPTION OF DRAWINGS**

[Brief Description of the Drawings]

[Drawing 1] (a) It is the sectional view showing the hybrid integrated circuit equipment of the 1st example of this invention.

(b) It is the top view of the 1st example.

[Drawing 2] (a) It is the sectional view showing the hybrid integrated circuit equipment of the 2nd example of this invention.

(b) It is the top view of the 2nd example.

[Drawing 3] (a) Prepare a two or more layers electric conduction closure resin layer, and it is the sectional view of a case.

(b) It is a sectional view at the time of preparing two or more crevices.

[Drawing 4] (a) It is the sectional view having shown the bump connection process of a semiconductor chip.

(b) It is the sectional view which the 2nd which pastes up a passive chip \*\*\*\*\*(ed).

(c) It is the sectional view having shown the 3rd process which fills up a crevice with non-conductive closure resin.

(d) It is the sectional view having shown the 4th process filled up with conductive closure resin.

[Drawing 5] It is the sectional view showing an example of conventional hybrid integrated circuit equipment.

[Drawing 6] It is the sectional view showing other examples of conventional hybrid integrated circuit equipment.

[Description of Notations]

10a, 30, 43 Wiring substrate

10b The wiring substrate which has side-face shielding structure

11, 11a, 11b 31 Crevice

12 34 Circuit pattern by the side of a base

13 38 Through hole

14 37 Circuit pattern by the side of a rear face

15 End-Face Electrode

16 32 Semiconductor chip

17a-17f, and 33a- 33c and 42 Passive chip

18, 18a, 18b, 36 Non-conducting current closure resin

19, 19a, 19b Conductive closure resin

20a Inner conductor layer (conductor solid pattern)

20b Side-face shielding of the wiring substrate 10

20c Base periphery section shielding

21 22 Projection electrode (external electrode)

23 External Electrode Field

35 44 Wire

39 Shielding Plate

40a, 40b Loading electrode

41a The top electrode of a passive chip

41b The bottom electrode of a passive chip

# [Translation done.]

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| ☐ BLACK BORDERS   |
|---|
| ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES                 |
| ☐ FADED TEXT OR DRAWING                                 |
| BLURRED OR ILLEGIBLE TEXT OR DRAWING                    |
| ☐ SKEWED/SLANTED IMAGES                                 |
| ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS                  |
| ☐ GRAY SCALE DOCUMENTS                                  |
| ☐ LINES OR MARKS ON ORIGINAL DOCUMENT                   |
| ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY |
|   |

# IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.